Adiabatic Logic For Low Power Digital Design

Umesh A. Pathak
Department of Electronics and Communication Engineering, S.S.G.College of Engineering and Technology, Bhusawal. 425203, North Maharashtra University, Jalgaon, Maharashtra, India.

Girish Kulkarni
Department of Electronics and Communication Engineering, S.S.G.College of Engineering and Technology, Bhusawal. 425203, North Maharashtra University, Jalgaon, Maharashtra, India.

Abstract – There are so many strategies implemented to reduce the power consumption in CMOS digital design. Many of them are based on complement form and clock signals. In CMOS digital design power consumption can be reduced by reducing the supply voltage, decreasing capacitance and reducing the switching activities. These techniques are not suitable in today’s CMOS design scenario. So many researchers are working on new design techniques which will help in reducing the dynamic power consumption. Most of the research is focused on Adiabatic logic which is proved to be the excellent technique to design the low power digital circuits. In this paper we focus on the adiabatic logic with complementary energy path dual pass transistor logic (DPL-CEPAL). Conventional NAND, NOR and EX-OR/NOR gates are compared with the DPL-CEPAL NAND, NOR and EX-OR/NOR gates. It is proved that DPL-CEPAL technique is superior to conventional technology as far as power consumption is concerned. This DPL-CEPAL technology can be used to design the full adder cell and multiplier cell which are the core part of any ALU processor.

Index Terms – Adiabatic logic, Dual pass transistors, Power delay product (PDP), DPL-CEPAL NAND, NOR, EX-OR/NOR, power clock source.

1. INTRODUCTION

Recently, the requirement for low power CMOS design has been steadily increasing. More and more research work is concentrated on low power solutions. Moore’s law states that component density and performance of VLSI circuits doubles every year. Energy consumption and performance are the key criteria considered while designing VLSI circuits. The key components of digital computing are multipliers and arithmetic logic unit (ALU). Full adder is basic unit which determines functionality of ALU and multiplier. Micron technology is very advanced now days, which solved the issue of area requirements of computational design. Dimensions of the MOSFETs can be shrunk into sub-micron region as reported in [1].

Adiabatic logic is very good alternative to conventions CMOS designs to realize the low power design. Adiabatic logic configurations minimize the energy consumption to a great extent. The charges stored in circuit capacitors are recycled efficiently. Thus it avoids the energy dissipation as heat. Conventional designs use constant DC source to charge the capacitances whereas adiabatic logic families use time varying voltage supply as power source.

The following mathematical formula shows the lower limit on dynamic power consumption by CMOS design.

\[ P_{\text{disp}} = 2 \left( \frac{2e^2}{\tau} \right) C_L V_{DD}^2 + V_{DD}^2 \cdot C_L \]  

It shows if we increase the clock time period \( T \) greater than time constant RCL we can reduce the power dissipation in switching transition. The extra power dissipation due to threshold voltage drop \( V_T \) is termed as non adiabatic loss and it can be reduce by reducing the \( V_T \). Now days \( V_T \) can be kept lower up to 0.3V[2]. Various adiabatic logic circuits [1]-[10] have been proposed up till now which use multiple phase power clocks which are not suitable for high speed design, also using multiple phase power clock results in prolonged delay in the output. In contrast to this, single phase power clock is more suitable to reduce the delay problem and to reduce the control techniques and more important it is capable of operating at high speed.

This paper describes the same single power clock technique to improve the performance. To reduce the energy consumption dual pass transistor configuration with adiabatic logic is used.

2. AIMS AND OBJECTIVES

2.1 Aim

Our aim is to design low power DPL-CEPAL NAND, NOR and EX-OR/NOR logic which will be the key components of CMOS digital design.

2.2 Objectives

We have proposed new DPL-CEPAL design for NAND, NOR and EX-OR/NOR logic. Asynchronous clocking combined with adiabatic logic is used. We have tested the proposed design for different input frequencies and pulsed power clock frequencies. These designs are faster and excellent in reducing the power consumption.

NAND-NOR are the universal gates and are used to design
complex digital circuits. XOR-XNOR is useful in larger circuits design such as full adder and parity checker. Optimised design using DPL-CEPAL is proposed and it is proved as beneficial as far as performance of the larger circuits is concerned.

3. ADIABATIC LOGIC DESIGN

Adiabatic is a Greek term and it is related with Thermodynamics. In adiabatic system transition occurs without energy (in form of heat) lost or gains from the system. In our design we used adiabatic logic to reduce the energy consumption. This differs from CMOS switching which dissipates energy during switching. Considering this technology it is clear that energy is reproduced and reused to perform further calculations.

To reduce the dynamic power some approaches are to decrease the physical capacitances and to reduce the switching activity. These techniques are not suitable for today’s power requirement. Most of the work is being done on adiabatic logic design which is very beneficial for low power applications.

Adiabatic logic reduces the switching activities and reduces the energy consumption. The basic concept is to give stored energy back to power source. Thus it is a simple reversible logic.

Following are the design rules for the adiabatic circuit design.

1. Never turn on a transistor if there is voltage across it. (VDS>0).
2. Never turn on a transistor if there is current flowing through it(IDS≠0).
3. Never turn on a transistor if there is voltage across it(IDS≠0).

These are the conditions regarding the input in all the phases of power clock. Energy is stored in the recovery phase.

3.1 Limitations of Adiabatic logic

1. Circuit has to be implemented with time varying power source which is complex procedure.
2. Operating speed can be slower and my require more area than conventional CMOS.
3.2 Asynchronous adiabatic logic

It is a unique combination of energy saving benefits of adiabatic logic and asynchronous circuits. Asynchronous circuits have built-in sensitivity to variations in power supply voltage. Another advantage of this, in idle state it will not utilize clock signals whereas in synchronous circuits clock signal is given continuously to the entire system and thus it consumes energy and convert it into the heat.

The main advantage of this circuit is lower power consumption and no transistor ever changes the state unless it’s performing a useful computation.

4. METHODOLOGY ADOPTED

Dual pass transistors logic is useful to improve the circuit performance at reduced voltage level. For low voltage, low power and for small power delay dual pass logic is beneficial.[5][7] Pass transistor structure makes it easy to pull the sizing of transistors to get the desired charging and discharging time. Thus the slope of output signal minimizes the power.

Dual pass transistor logic is modified version of complementary pass transistor logic. Full swing operation is possible in dual pass logic. Problems of noise margin and speed degradation due to the use of reduced supply voltages are avoided. This is achieved by adding PMOS transistor in parallel with NMOS transistor.

In CMOS design the important part is to design the power clock because the complete transistor logic shares the same power clock and hence the power clock switching circuit dissipates the most of the power. In synchronous clocking the single clock is shared by large number of logical gates in parallel and hence the switching loss of power clock is more in synchronous clocked circuits.

In asynchronous clocking the energy is locally stored in and stored energy is fed back to power clock source and used for subsequent gates. This technique will help to save the power consumption. This approach is helpful while implementing the adiabatic logic in real time.

DPL-CEPAL (Dual pass logic-complementary energy path adiabatic logic) is efficiently implemented. DPL-CEPAL logic is composed of two PMOS switches to provide the complementary path to the stored energy. Through these switches the stored energy will be fed back to the power clock source. Dual pass logic is situated between clocked power source and constant DC source. The current flowing through the dual pass transistors will depend on the potential difference between clocked power source and constant DC source.

Above explained techniques are discussed in more details in the following sections. Proposed full adder cell is combination of logic part consisting DPL and CEPAL part to provide complementary energy path to reduce the energy consumption.

5. PROPOSED DPL-CEPAL LOGIC

Our objective is to design and implement energy efficient logic cells using DPL-CEPAL. In DPL-CEPAL two power sources are used one at top which is pulsed power clock and one at bottom which is constant DC or sometimes ground. Two PMOS switches are used to provide the complementary energy path at the top.

In DPL-CEPAL, output logic level is always slightly lower than
input logic levels due to the non-adiabatic losses. The main concept is to carry the input signal to the output according to the digital logic.

Generally Complementary power clock is used in complementary energy path adiabatic logic. We have used pulsed power VDD source along with constant DC source.

5.1 DPL-CEPAL OR-NOR Logic

Figure 1 shows proposed DPL-CEPAL OR-NOR logic with the associated waveforms.

Figure 1: DPL-CEPAL OR-NOR Logic

Figure 2 shows the associated waveforms of DPL-CEPAL logic. VDD source is pulsed power clock and constant DC source is connected as shown. Two PMOS and two NMOS are connected as shown to form dual pass logic.

5.2 DPL-CEPAL AND-NAND Logic

Figure 3 shows proposed DPL-CEPAL AND-NAND logic with the associated waveforms.

Due to pulsed VDD source there is some propagation delay which will be measured to calculate the power delay product/energy.

5.3 DPL-CEPAL XOR-XNOR Logic

In the same way DPL-CEPAL XOR-XNOR logic is developed and shown with the associated waveforms in Figure. 5 and Figure. 6.
6. RESULTS AND OUTCOMES

Using the above designed logics a simple full adder cell is designed as shown in Figure. 7 with associated waveforms.

All the schematics are done in Tanner EDA tool using 180 nm technologies. The pulsed VDD and DC source is 0.7V.

The results and outcomes section show the various reading taken to analyze the performance of the proposed design. As per the advancement in VLSI low power technology up to the year 2013 we can use 0.7V as VDD for MOS transistors with threshold voltage VT 0.3V. This helps reducing the power consumption. The lower nm technologies like 45nm can be used but if we go for lower dimensions technologies we have to use the higher VDD sources as lower dimension transistors can’t pass the charges with the optimum speed and hence may cause longer propagation delays.

Thus it would become feasible to use the optimum voltage sources to reduce the propagation delay and noise margin.

From the obtained waveforms the propagation delay is measured and power delay product / energy can be calculated.

Our aim is to decrease to energy expended per switching operation. Only measuring the power consumption is not sufficient in CMOS design. A design can consume very low power to perform a particular operation at low frequency but may take very long time to finish the operation. Therefore it becomes necessary to measure the energy dissipation. Thus the performance of the CMOS design is analyzed by calculating the PDP(power delay product) which is product of average power consumption and propagation delay TD.[2][4]

The delay TD is measured from the instance of time the input reaches the 50% of its maximum value of power source to the

Figure 6: DPL-CEPAL XOR-XNOR waveforms

Figure 7: DPL-CEPAL Full Adder cell.

Functionality of 1 bit full adder cell with three input A, B and Cin(input carry) is described using equations:

\[
\text{Sum} = A \oplus B \oplus \text{Cin} \\
\text{Cout} = A \cdot B + \text{Cin} \cdot (A+B)
\]

Low power consumption is the target hence we used low power two input DPL-CEPAL XOR-XNOR logic for Sum circuit in our design. To generate, Cout is again implemented in the same way using DEL-CEPAL logic as shown in Figure. 7. The associated waveforms are shown in Figure. 8.

Figure 8: DPL-CEPAL Full Adder waveforms.

Figure 7: DPL-CEPAL Full Adder cell.
instance that the instantaneous Sum and Cout signal reach the same voltage level.

\[
PDP = \text{Avg Power} \times TD
\]  

(4)

The simulation results as shown in Table I give the readings of average power consumption.

Table 1
Average power (vdd = 0.7v, vt = 0.3v) of various full adders in nano-watt.

<table>
<thead>
<tr>
<th>Vdd</th>
<th>POWER SOURCE</th>
<th>LOGIC DESIGNS</th>
<th>FREQUENCY IN MHZ</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>DC CMOS</td>
<td></td>
<td>1 10 100 200</td>
</tr>
<tr>
<td>DC</td>
<td>TG</td>
<td></td>
<td>8.31 154.4 1560 3050</td>
</tr>
<tr>
<td>DC</td>
<td>PROPOSED DPL</td>
<td></td>
<td>115.7 1780 18860 33890</td>
</tr>
<tr>
<td>PULSE</td>
<td>PROPOSED DPLCEPA</td>
<td></td>
<td>1500 4790 17870 29990</td>
</tr>
<tr>
<td>PULSE WITH DOUBLE THE INPUT FREQUENCY</td>
<td>PROPOSED DPLCEPA</td>
<td>1820 2610 4990 6230</td>
<td></td>
</tr>
</tbody>
</table>

Table 2
Delay Td for sum in nanosec.

<table>
<thead>
<tr>
<th>Vdd</th>
<th>POWER SOURCE</th>
<th>LOGIC DESIGNS</th>
<th>FREQUENCY IN MHZ</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>DC CMOS</td>
<td></td>
<td>3 3 2.1 2.86</td>
</tr>
<tr>
<td>DC</td>
<td>TG</td>
<td></td>
<td>0.5 1 6 18</td>
</tr>
<tr>
<td>DC</td>
<td>PROPOSED DPL</td>
<td></td>
<td>0.4 2.9 2.9 0.8</td>
</tr>
</tbody>
</table>

Table 3 shows PDP/Energy in Aj.

From Table 3 it is clear that the PDP/energy is the lowest for pulse power clock frequency 200MHZ and when the pulse power clock frequency is double the input frequency. This shows that energy consumption is lowest when frequency of power clock is double the input frequency which is superior to the old adiabatic concepts.

This is shown graphically in Chart 1.
In our readings, it shows best result if the frequency of pulsed power source is double the input frequency.

At last, the Transistor count comparison is shown in Table 4. As per the Moore’s law the transistor count per square inch doubles every year and it is quite evident in our design.

Though the number of transistors are increased in our proposed design we have succeeded in reducing the energy consumption efficiently.

<table>
<thead>
<tr>
<th>LOGIC STYLE</th>
<th>NO. OF TRANSISTORS</th>
</tr>
</thead>
<tbody>
<tr>
<td>CONVENTIONAL CMOS</td>
<td>28</td>
</tr>
<tr>
<td>TRANSMISSION GATES</td>
<td>20</td>
</tr>
<tr>
<td>DPL</td>
<td>48</td>
</tr>
<tr>
<td>DPTAAL</td>
<td>65</td>
</tr>
<tr>
<td>PROPOSED DPL</td>
<td>104</td>
</tr>
<tr>
<td>PROPOSED DPL-CEPAL</td>
<td>110</td>
</tr>
</tbody>
</table>

7. CONCLUSIONS AND FUTURE

From Table 3 and chart 1 and we can conclude that energy consumption is lowest DPL-CEPAL logic when pulse clock frequency is 200MHZ and pulse power clock frequency is double the input frequency.

Thus, results show the best performance of proposed DPL-CEPAL logic as compared to the conventional techniques.

Hence we can conclude that the proposed DPL-CEPAL logic is fully adiabatic logic and it is implemented successfully in our design.

7.1 Future scope

The proposed design can be tested for low on chip power density further. Though we have utilized the pulsed power source efficiently, propagation delay can further be reduced by more efficiently utilizing the pulsed power supply as VDD source. Further the performance of proposed schematic may be increased by checking noise margin and current at different nodes.

IC layout can be created by importing spice net list of the proposed schematic and LVS comparison is possible to compare the schematic design and IC layout.

REFERENCES